Datasheets»National Semiconductor (acquired by TI (Texas Instruments))»LM3524D Datasheet

LM3524D Datasheet - Page 3

Download or read online National Semiconductor LM3524D Regulating Pulse Width Modulator pdf datasheet.



Page
3 of 18
prevnext
Electrical Characteristics
Symbol
Parameter
Conditions
OSCILLATOR SECTION (Continued)
Sawtooth Peak
R
5 6k C
e
T
Voltage
Sawtooth Valley
R
5 6k C
e
T
Voltage
ERROR-AMP SECTION
V
Input Offset
V
2 5V
e
IO
CM
Voltage
I
Input Bias
V
2 5V
e
IB
CM
Current
I
Input Offset
V
2 5V
e
IO
CM
Current
I
Compensation
V
V
b
COSI
IN(I)
Current (Sink)
I
Compensation
V
b
COSO
IN(NI)
Current (Source)
A
Open Loop Gain
R
% V
e
VOL
L
VCMR
Common Mode
Input Voltage Range
CMRR
Common Mode
Rejection Ratio
G
Unity Gain
A
0 dB V
e
BW
VOL
Bandwidth
V
Output Voltage
R
e
%
O
L
Swing
PSRR
Power Supply
V
8 to 40V
e
IN
Rejection Ratio
COMPARATOR SECTION
t
Minimum Duty
Pin 9
0 8V
e
ON
t
Cycle
R
5 6k C
e
T
OSC
t
Maximum Duty
Pin 9
3 9V
e
ON
Cycle
R
5 6k C
t
e
T
OSC
t
Maximum Duty
Pin 9
3 9V
e
ON
t
Cycle
R
1k C
e
OSC
T
V
Input Threshold
Zero Duty Cycle
COMPZ
(Pin 9)
V
Input Threshold
Maximum Duty Cycle
COMPM
(Pin 9)
I
Input Bias
IB
Current
(Continued)
LM2524D
Tested
Design
Typ
Limit
Limit
(Note 3)
(Note 4)
0 01 F
e
T
3 4
3 6
3 8
0 01 F
e
T
1 1
0 8
0 6
2
8
10
1
8
10
0 5
1 0
1
150 mV
65
e
IN(NI)
95
125
V
150 mV
125
e
b
IN(I)
95
b
65
b
2 5 V
80
74
60
e
CM
1 5
1 4
5 5
5 4
90
80
2 5V
e
CM
3
0 5
5 5
80
70
0
0
0 01 F
e
T
49
45
0 01 F
e
T
44
35
0 001 F
e
T
1
3 5
1
b
3
LM3524D
Tested
Design
Units
Typ
Limit
Limit
(Note 3)
(Note 4)
3 8
V
Max
0 6
V
Min
2
10
mV
Max
1
10
A
Max
0 5
1
A
Max
65
A
Min
95
125
A
Max
125
A
b
Min
95
b
65
A
b
Max
80
70
60
dB
Min
1 5
V
Min
5 5
V
Max
90
80
dB
Min
2
MHz
0 5
V
Min
5 5
V
Max
80
65
db
Min
0
0
%
Max
49
45
%
Min
44
35
%
Min
1
V
3 5
V
1
A
b

Comments to this Datasheet