Datasheets»Hitachi Semiconductor (renamed to Renesas Technology)»51W17800 Datasheet

51W17800 Datasheet - Page 9

Download or read online Hitachi Semiconductor 51W17800 2,097,152-word × 8-bit Dynamic Ram pdf datasheet.



Page
9 of 30
prevnext
Read Cycle
Parameter
Access time from RAS
Access time from CAS
Access time from address
Access time from OE
Read command setup time
Read command hold time to CAS
Read command hold time to RAS
Column address to RAS lead time
Column address to CAS lead time
CAS to output in low-Z
Output data hold time
Output data hold time from OE
Output buffer turn-off time
Output buffer turn-off to OE
CAS to Din delay time
Write Cycle
Parameter
Write command setup time
Write command hold time
Write command pulse width
Write command to RAS lead time
Write command to CAS lead time
Data-in setup time
Data-in hold time
HM51W17800
-5
-6
Symbol
Min
Max
Min
t
50
RAC
t
13
CAC
t
25
AA
t
13
OEA
t
0
0
RCS
t
0
0
RCH
t
0
0
RRH
t
25
30
RAL
t
25
30
CAL
t
0
0
CLZ
t
3
3
OH
t
3
3
OHO
t
13
OFF
t
13
OEZ
t
13
15
CDD
HM51W17800
-5
-6
Symbol
Min
Max
Min
t
0
0
WCS
t
8
10
WCH
t
8
10
WP
t
13
15
RWL
t
13
15
CWL
t
0
0
DS
t
8
10
DH
HM51W17800 Series
-7
Max
Min
Max
Unit
Notes
60
70
ns
8, 9
15
18
ns
9, 10, 17,
30
35
ns
9, 11, 17,
15
18
ns
9
0
ns
0
ns
12
0
ns
12
35
ns
35
ns
0
ns
3
ns
3
ns
15
15
ns
13
15
15
ns
13
18
ns
5
-7
Max
Min
Max
Unit
Notes
0
ns
14
15
ns
10
ns
18
ns
18
ns
0
ns
15
15
ns
15
9

Comments to this Datasheet