Datasheets»Hitachi Semiconductor (renamed to Renesas Technology)»51W17800 Datasheet

51W17800 Datasheet - Page 3

Download or read online Hitachi Semiconductor 51W17800 2,097,152-word × 8-bit Dynamic Ram pdf datasheet.



Page
3 of 30
prevnext
Pin Arrangement
HM51W17800J/LJ Series
HM51W17800S/LS Series
V
1
CC
I/O0
2
I/O1
3
I/O2
4
I/O3
5
WE
6
RAS
7
NC
8
A10
9
A0
10
A1
11
A2
12
A3
13
V
14
CC
(Top view)

Pin Description

Pin name
A0 to A10
I/O0 to I/O7
RAS
CAS
WE
OE
V
CC
V
SS
NC
V
28
V
SS
I/O0
27
I/O7
I/O1
26
I/O6
I/O2
25
I/O5
I/O3
24
I/O4
CAS
23
RAS
OE
22
21
A9
20
A8
A10
19
A7
18
A6
17
A5
16
A4
15
V
SS
V
Function
Address input
Row/Refresh address A0 to A10
Column address
Data input/data output
Row address strobe
Column address strobe
Read/Write enable
Output enable
Power supply
Ground
No connection
HM51W17800 Series
HM51W17800TT/LTT Series
HM51W17800TS/LTS Series
V
1
28
CC
I/O7
2
27
I/O6
3
26
I/O5
4
25
I/O4
5
24
CAS
WE
6
23
OE
7
22
A9
8
21
NC
A8
9
20
A7
10
19
A0
A6
11
18
A1
A5
12
17
A2
A4
13
16
A3
V
14
15
CC
(Top view)
A0 to A9
SS
SS
3

Comments to this Datasheet