Datasheets»TI (Texas Instruments)»CDCLVD110ARHB Datasheet

CDCLVD110ARHB Datasheet

Download or read online TI (Texas Instruments) CDCLVD110ARHB 110 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 pdf datasheet.



Page
1 of 16
next
www.ti.com...........................................................................................................................................
PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
FEATURES
1
Low-Output Skew <30 ps (Typical) for
Clock-Distribution Applications
Distributes One Differential Clock Input to
10 LVDS Differential Clock Outputs
V
range 2.5 V ±5%
CC
Typical Signaling Rate Capability of Up to
1.1 GHz
Configurable Register (SI/CK) Individually
Enables Disables Outputs, Selectable CLK0,
CLK0 or CLK1, CLK1 Inputs
Full Rail-to-Rail Common-Mode Input Range
Receiver Input Threshold ±100 mV
Available in 32-Pin LQFP and QFN Package
Fail-Safe I/O-Pins for V
= 0 V (Power Down)
DD
APPLICATIONS
General purpose Industrial, Communication
and Consumer Applications
DESCRIPTION
The CDCLVD110A clock driver distributes one pair of differential LVDS clock inputs (either CLK0 or CLK1) to 10
pairs of differential clock outputs (Q0–Q9) with minimum skew for clock distribution. The CDCLVD110A is
specifically designed to drive 50-Ω transmission lines.
When the control enable is high (EN = 1), the 10 differential outputs are programmable in that each output can
be individually enabled/disabled (3-stated) according to the first 10 bits loaded into the shift register. Once the
shift register is loaded, the last bit selects either CLK0 or CLK1 as the clock input. However, when EN = 0, the
outputs are not programmable and all outputs are enabled.
The CDCLVD110A has an improved startup circuit that minimizes enabling time in AC- and DC-coupled systems.
The CDCLVD110A is characterized for operation from –40°C to 85°C.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
CDCLVD110A
SCAS841B – FEBRUARY 2007 – REVISED OCTOBER 2008
LQFP and QFN PACKAGE
(TOP VIEW)
Copyright © 2007–2008, Texas Instruments Incorporated
Specifications of TI (Texas Instruments) CDCLVD110ARHB
Mfr Package Description:
GREEN, PLASTIC, QFN-32
Package Shape:
SQUARE
Package Style:
CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Surface Mount:
Yes
Terminal Form:
NO LEAD
Terminal Pitch:
0.5000 mm
Terminal Finish:
NOT SPECIFIED
Terminal Position:
QUAD
Number of Functions:
1
Number of Terminals:
32
Package Body Material:
PLASTIC/EPOXY
Temperature Grade:
INDUSTRIAL
Output Characteristics:
3-ST
Operating Temperature-Max:
85 Cel
Operating Temperature-Min:
-40 Cel
Supply Voltage-Max (Vsup):
2.62 V
Supply Voltage-Min (Vsup):
2.38 V
Supply Voltage-Nom (Vsup):
2.5 V
Input Conditioning:
DIFFERENTIAL MUX
Logic IC Type:
LOW SKEW CLOCK DRIVER
Number of Inverted Outputs:
0.0
Number of True Outputs:
10
Propagation Delay (tpd):
3 ns
fmax-Min:
100 MHz

Summary of Contents

Page 1

PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER FEATURES 1 Low-Output Skew <30 ps (Typical) for Clock-Distribution Applications Distributes One Differential Clock Input to 10 LVDS Differential Clock Outputs V range 2.5 V ±5% CC Typical Signaling Rate Capability of Up ...

Page 2

CDCLVD110A SCAS841B FEBRUARY 2007 REVISED OCTOBER These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. ...

Page 3

TERMINAL I/O NAME NO CLK0 3 I CLK0 CLK1 6 I CLK1 16 11, 13, ...

Page 4

CDCLVD110A SCAS841B FEBRUARY 2007 REVISED OCTOBER ELECTRICAL CHARACTERISTICS over recommended operating free-air temperature range (unless otherwise noted) PARAMETER DRIVER V Differential output voltage OD ΔV V magnitude change Offset voltage OS ΔV V magnitude ...

Page 5

LVDS SWITCHING CHARACTERISTICS over recommended operating free-air temperature range, V PARAMETER t Propagation delay low-to-high PLH Propagation delay high-to-low t PHL t Duty cycle duty t Output skew sk(o) t Pulse skew sk(p) t Part-to-part skew sk(pp) t ...

Page 6

CDCLVD110A SCAS841B FEBRUARY 2007 REVISED OCTOBER SPECIFICATION OF CONTROL REGISTER The CDCLVD110A has an 11-bit, serial-in shift register and an 11-bit control register. The control Register enables/disables each output clock, and selects either CLK0 or CLK1 as the ...

Page 7

Fall-Safe Information For (power-down mode) the CDCLVD110A has fail-safe input and output pins. In power-on mode, DD fail-safe biasing at input pins can be accomplished with a 10-kΩ pullup resistor from CLK0/CLK1 to VDD and ...

Page 8

CDCLVD110A SCAS841B FEBRUARY 2007 REVISED OCTOBER PARAMETER MEASUREMENT INFORMATION A. Output skew calculated as the greater of: sk(o) The difference between the fastest and the slowest t The difference between the fastest and ...

Page 9

PARAMETER MEASUREMENT INFORMATION (continued) Figure 2. Test Criteria for f Copyright © 20072008, Texas Instruments Incorporated SCAS841B FEBRUARY 2007 REVISED OCTOBER 2008 , Duty Cycle, t clk r Product Folder Link(s): CDCLVD110A CDCLVD110A , ...

Page 10

... PACKAGING INFORMATION (1) Orderable Device Status CDCLVD110ARHBR ACTIVE CDCLVD110ARHBRG4 ACTIVE CDCLVD110ARHBT ACTIVE CDCLVD110ARHBTG4 ACTIVE CDCLVD110AVF ACTIVE CDCLVD110AVFG4 ACTIVE CDCLVD110AVFR ACTIVE CDCLVD110AVFRG4 ACTIVE (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. ...

Page 11

... TAPE AND REEL INFORMATION All dimensions are nominal Device Package Package Type Drawing CDCLVD110ARHBR QFN RHB CDCLVD110ARHBT QFN RHB CDCLVD110AVFR LQFP VF PACKAGE MATERIALS INFORMATION Pins SPQ Reel Reel A0 (mm) Diameter Width (mm) W1 (mm) 32 3000 330.0 12.4 5.3 32 250 330.0 12.4 5.3 32 1000 330.0 16 ...

Page 12

... Device Package Type CDCLVD110ARHBR QFN CDCLVD110ARHBT QFN CDCLVD110AVFR LQFP PACKAGE MATERIALS INFORMATION Package Drawing Pins SPQ Length (mm) RHB 32 3000 RHB 32 250 VF 32 1000 Pack Materials-Page 2 7-Nov-2008 Width (mm) Height (mm) 340.5 333.0 20.6 340.5 333.0 20.6 333.2 345.9 28.6 ...

Page 15

VF (S-PQFP-G32) 0, 5,60 TYP 7,20 SQ 6,80 9,20 SQ 8,80 1,45 1,35 1,60 MAX NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. MTQF002B JANUARY 1995 ...

Page 16

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the ...

Comments to this Datasheet