Datasheets»Microchip Technology»PIC16F87XATI/SP Datasheet

PIC16F87XATI/SP Datasheet - Page 192

Download or read online Microchip Technology PIC16F87XATI/SP 28/40/44-Pin Enhanced Flash Microcontrollers pdf datasheet.



Page
192 of 234
prevnext
PIC16F87XA
2
TABLE 17-11: I
C BUS DATA REQUIREMENTS
Param
Sym
Characteristic
No.
100
T
Clock High Time
HIGH
101
T
Clock Low Time
LOW
102
T
SDA and SCL Rise
R
Time
103
T
SDA and SCL Fall
F
Time
90
T
:
Start Condition Setup
SU
STA
Time
91
T
:
Start Condition Hold
HD
STA
Time
106
T
:
Data Input Hold Time
HD
DAT
107
T
:
Data Input Setup Time 100 kHz mode
SU
DAT
92
T
:
Stop Condition Setup
SU
STO
Time
109
T
Output Valid from
AA
Clock
110
T
Bus Free Time
BUF
C
Bus Capacitive Loading
B
Note 1:
As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns)
of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
2
2:
A fast mode (400 kHz) I
C bus device can be used in a standard mode (100 kHz) I
 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW
that, T
:
SU
DAT
period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit
to the SDA line, T
. + T
R MAX
SU
before the SCL line is released.
DS39582C-page 192
Min
Max
100 kHz mode
4.0
400 kHz mode
0.6
SSP Module
0.5 T
CY
100 kHz mode
4.7
400 kHz mode
1.3
SSP Module
0.5 T
CY
100 kHz mode
1000
400 kHz mode
20 + 0.1 C
300
B
100 kHz mode
300
400 kHz mode
20 + 0.1 C
300
B
100 kHz mode
4.7
400 kHz mode
0.6
100 kHz mode
4.0
400 kHz mode
0.6
100 kHz mode
0
400 kHz mode
0
0.9
250
400 kHz mode
100
100 kHz mode
4.7
400 kHz mode
0.6
100 kHz mode
3500
400 kHz mode
100 kHz mode
4.7
400 kHz mode
1.3
400
:
= 1000 + 250 = 1250 ns (according to the standard mode I
DAT
Units
Conditions
s
s
s
s
ns
ns
Cb is specified to be from 10 to
400 pF
ns
ns
C
is specified to be from 10 to
B
400 pF
s
Only relevant for Repeated Start
condition
s
s
After this period, the first clock
pulse is generated
s
ns
s
ns
(Note 2)
ns
s
s
ns
(Note 1)
ns
s
Time the bus must be free before
a new transmission can start
s
pF
2
C bus system, but the requirement
2
C bus specification),
 2001-2013 Microchip Technology Inc.

Comments to this Datasheet