Datasheets»Maxim Integrated»DS1886_V1 Datasheet

DS1886_V1 Datasheet - Page 40

Download or read online Maxim Integrated DS1886_V1 SFP and PON ONU Controller with Digital LDD Interface pdf datasheet.



Page
40 of 92
prevnext
The register maps show each byte/word (2 bytes) in terms of its row in the memory. The first byte in the row is located in
memory at the row address (hexadecimal) in the leftmost column. Each subsequent byte on the row is one/two memory
locations beyond the previous byte/word’s address. A total of 8 bytes are present on each row. For more information
about each of these bytes, see the corresponding register description.
WORD 0
ROW
ROW NAME
(HEX)
BYTE 0/8
<1>
00
THRESHOLD
TEMP ALARM HI
0
<1>
08
THRESHOLD
V
ALARM HI
1
CC
<1>
10
THRESHOLD
TXB ALARM HI
2
<1>
18
THRESHOLD
TXP ALARM HI
3
<1>
20
THRESHOLD
RSSI ALARM HI
4
28–37
EMPTY
EMPTY
<1>
38–5F
EEPROM
EE
<2>
60
ADC VALUES
TEMP VALUE
0
<0>
<2>
68
ADC VALUES
RSSI VALUE
1
<5>
70
ALARM/WARN
ALARM
3
<0>
<5>
78
TABLE SELECT
RESERVED
WORD 0
ROW
ROW NAME
(HEX)
BYTE 0/8
<7>
80–BF
EEPROM
EE
<8>
C0–F7
EEPROM
EE
<8>
F8
ALARM ENABLE
ALARM EN
3
Note: The ALARM ENABLE bytes (Registers F8h–FFh) can be configured to exist in A2h Table 05h instead of here at A2h Table
01h with the MASK bit
(A2h Table 02h, Register
in A2h Table 01h.
The access codes represent the factory default values of PW_ENA
Register
C1h).
ACCESS
<0>
<1>
<2>
CODE
Read
All
Access
See each
bit/byte
Write
separately
PW2
N/A
Access
SFP and PON ONU Controller
with Digital LDD Interface
LOWER MEMORY
WORD 1
BYTE 1/9
BYTE 2/A
BYTE 3/B
TEMP ALARM LO
V
ALARM LO
CC
TXB ALARM LO
TXP ALARM LO
RSSI ALARM LO
EMPTY
EMPTY
EMPTY
EE
EE
EE
V
VALUE
CC
<2>
RESERVED
ALARM
RESERVED
RESERVED
2
<5>
<5>
<6>
RESERVED
RESERVED
PWE MSW
A2h TABLE 01h
WORD 1
BYTE 1/9
BYTE 2/A
BYTE 3/B
EE
EE
EE
EE
EE
EE
ALARM EN
RESERVED
RESERVED
2
89h). If the row is configured to exist in A2h Table 05, then these locations are EE
(A2h Table 02h, Register
<3>
<4>
<5>
All
All
PW2
All
All and
PW2 +
device
mode
All
hardware
bit
DS1886
Register Descriptions
A2h Lower Memory Register Map
WORD 2
BYTE 4/C
BYTE 5/D
BYTE 6/E
TEMP WARN HI
V
WARN HI
CC
TXB WARN HI
TXP WARN HI
RSSI WARN HI
EMPTY
EMPTY
EMPTY
EE
EE
EE
TXB VALUE
<2>
<0>
RESERVED
STATUS
WARN
WARN
RESERVED
3
2
<6>
<6>
<6>
PWE MSW
PWE LSW
PWE LSW
A2h Table 01h Register Map
WORD 2
BYTE 4/C
BYTE 5/D
BYTE 6/E
EE
EE
EE
EE
EE
EE
WARN EN
WARN EN
RESERVED
3
2
C0h) and PW_ENB
<6>
<7>
<8>
<9>
N/A
PW1
PW2
N/A
All
PW1
PW2
PW2
WORD 3
BYTE 7/F
TEMP WARN LO
V
WARN LO
CC
TXB WARN LO
TXP WARN LO
RSSI WARN LO
EMPTY
EE
TXP VALUE
<3>
UPDATE
RESERVED
<5>
TBL SEL
WORD 3
BYTE 7/F
EE
EE
RESERVED
(A2h Table 02h,
<10>
<11>
PW2
All
N/A
PW1
40

Comments to this Datasheet