Datasheets»Microchip Technology»MCP4706 Datasheet

MCP4706 Datasheet

Download or read online Microchip Technology MCP4706 8-/10-/12-Bit Voltage Output Digital-To-Analog Converter With EEPROM And I2C™ Interface pdf datasheet.



Page
1 of 86
next
MCP4706/4716/4726
8-/10-/12-Bit Voltage Output Digital-to-Analog Converter
with EEPROM and I
Features:
• Output Voltage Resolutions:
- 12-bit: MCP4726
- 10-bit: MCP4716
- 8-bit: MCP4706
• Rail-to-Rail Output
• Fast Settling Time of 6 µs (typical)
• DAC Voltage Reference Options:
- V
DD
- V
Pin
REF
• Output Gain Options:
- Unity (1x)
- 2x, only when V
pin is used as voltage
REF
source
• Nonvolatile Memory (EEPROM):
- Auto Recall of Saved DAC register setting
- Auto Recall of Saved Device Configuration
(Voltage Reference, Gain, Power-Down)
• Power-Down modes:
- Disconnects output buffer
- Selection of V
pull-down resistors
OUT
(640 kΩ, 125 kΩ, or 1 kΩ)
• Low-Power Consumption:
- Normal Operation: 210 µA typical
- Power-Down Operation: 60 nA typical
(PD1:PD0 = 11)
• Single-Supply Operation: 2.7V to 5.5V
2
• I
C™ Interface:
- Eight Available Addresses
- Standard (100 kbps), Fast (400 kbps), and
High-Speed (3.4 Mbps) modes
• Small 6-lead SOT-23 and DFN (2x2) Packages
• Extended Temperature Range: -40° C to +125° C
Applications:
• Set Point or Offset Trimming
• Sensor Calibration
• Low-Power Portable Instrumentation
• PC Peripherals
• Data Acquisition Systems
• Motor Control
© 2011-2012 Microchip Technology Inc.
2
C™ Interface
Package Types
MCP4706/16/26
2x2 DFN-6*
SOT-23-6
V
1
REF
V
6
V
1
OUT
REF
SCL
2
5
SCL
V
2
SS
SDA
3
4
V
3
SDA
DD
* Includes Exposed Thermal Pad (EP); see
Description:
The MCP4706/4716/4726 are single channel 8-bit,
10-bit, and 12-bit buffered voltage output Digital-to-
Analog Converters (DAC) with nonvolatile memory and
2
an I
C serial interface. This family will also be referred
to as MCP47X6.
The V
pin or the device V
can be selected as the
REF
DD
DAC’s reference voltage. When V
is selected, V
DD
connected internally to the DAC reference circuit.
When the V
pin is used, the user can select the
REF
output buffer’s gain to 1 or 2. When the gain is 2, the
V
pin voltage should be limited to a maximum of
REF
V
/2.
DD
The DAC register value and Configuration bits can be
programmed to nonvolatile memory (EEPROM). The
nonvolatile memory holds the DAC register and
Configuration bit values when the device is powered
off. A device Reset (such as a Power-on Reset) latches
these stored values into the volatile memory.
Power-Down modes enable system current reduction
when the DAC output voltage is not required. The V
pin can be configured to present a low, medium, or high
resistance load.
2
These devices have a two-wire I
C™ compatible serial
interface for standard (100 kHz), fast (400 kHz), or
High-Speed (3.4 MHz) mode.
These devices are available in small 6-pin SOT-23 and
DFN 2x2 mm packages.
V
6
OUT
EP
V
5
7
SS
4
V
DD
Table
3-1.
is
DD
OUT
DS22272C-page 1

Summary of Contents

Page 1

... V 3 SDA DD Includes Exposed Thermal Pad (EP); see Description: The MCP4706/4716/4726 are single channel 8-bit, 10-bit, and 12-bit buffered voltage output Digital-to- Analog Converters (DAC) with nonvolatile memory and serial interface. This family will also be referred to as MCP47X6. The V ...

Page 2

... MCP4706/4716/4726 Block Diagram V REF Buffer DAC Register SDA EEPROM SCL Control Logic DS22272C-page 2 :V REF1 REF0 Gain ( PD1:PD0 Op Amp PD1:PD0 OUT © 2011-2012 Microchip Technology Inc. ...

Page 3

... Exposure to maximum rating conditions for extended peri- ods may affect device reliability. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 ...-0. ... ±20 mA > ... ± ...

Page 4

... LSb 0.52 7.7 LSb 2.05 30.8 LSb 0.3 5.2 LSb 1.1 20.5 LSb 4.1 82.0 LSb -2 -0. FSR MCP4706, Code 0xFFh -2 -0. FSR MCP4716, Code 0x3FFh -2 -0. FSR MCP4726, Code 0xFFFh -3 ppm/° bits 10 bits 12 bits -0.907 ±0.125 0.907 LSb -3.625 ±0.5 3 ...

Page 5

... The power-up ramp rate affects on uploading the EEPROM contents to the DAC register. It measures the rise of V over time. 5: This parameter is ensured by characterization, and not 100% tested. 6: The PD1:PD0 10, and 11 configurations should have the same current 5.5V. DD REF © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 2.7V to 5.5V 0V Min Typical Max Units 0.01 V Output Amplifier’ ...

Page 6

... MCP4706/4716/4726 ELECTRICAL CHARACTERISTICS (CONTINUED) Electrical Specifications: Unless otherwise indicated -40° 125° C. Typical values at 25° Parameters Symbol Digital Interface Output Low Voltage V OL Input High Voltage V IH (SDA and SCL Pins) Input Low Voltage V IL (SDA and SCL Pins) ...

Page 7

... Brown-Out Reset t BORD Delay Power-Down T PDD Disable Time Delay Power-Down Enable T PDE Time Delay © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 2 I C Interface is operational Stop Start -40° C ≤ 2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. DD Min Typ Max Units — ...

Page 8

... MCP4706/4716/4726 V IH SCL 91 90 SDA V IL Start Condition 2 FIGURE 1- Bus Start/Stop Bits Timing Waveforms. 2 TABLE 1- BUS START/STOP BITS REQUIREMENTS 2 I C AC Characteristics Param. Symbol Characteristic No. F SCL pin Frequency SCL D102 C Bus capacitive b loading Start condition SU STA Setup time ...

Page 9

... Data Output: This parameter is characterized, and tested indirectly by testing T 7: Ensured by the T 3.4 MHz specification test. AA The specification is not part of the specification © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 100 101 106 107 109 Standard Operating Conditions (unless otherwise specified) -40°C T ...

Page 10

... MCP4706/4716/4726 2 TABLE 1- BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED C AC Characteristics Param. Sym Characteristic No. (5) T SCL rise time 102A RSCL (5) T SDA rise time 102B RSDA (5) T SCL fall time 103A FSCL (5) T SDA fall time 103B FSDA Note transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions ...

Page 11

... Data Output: This parameter is characterized, and tested indirectly by testing T 7: Ensured by the T 3.4 MHz specification test. AA The specification is not part of the specification © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 Standard Operating Conditions (unless otherwise specified) -40°C T Operating Temperature Operating Voltage V range is described in DD Min ...

Page 12

... MCP4706/4716/4726 2 TABLE 1- BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED C AC Characteristics Param. Sym Characteristic No. 111 T Input filter spike SP suppression (SDA and SCL) Note transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions. ...

Page 13

... Thermal Package Resistances Thermal Resistance, 6L-SOT-23 Thermal Resistance, 6L-DFN ( Note 1: The MCP47X6 devices operate over this extended temperature range, but with reduced performance. Operation in this range must not cause T © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 2.7V to 5.5V Symbol Min Typical Max ...

Page 14

... MCP4706/4716/4726 NOTES: DS22272C-page 14 © 2011-2012 Microchip Technology Inc. ...

Page 15

... DD REF1 REF0 1.0 -40C 25C 85C 125C 0.5 0.0 -0.5 -1 128 160 Volatile DAC Register Code FIGURE 2-3: INL vs. Code (code 6 to 250) and Temperature (MCP4706 5V 00. DD REF1 REF0 © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 12 -40C 25C 85C 8 125C -12 3072 ...

Page 16

... Temperature (MCP4716 2.7V 0.20 0.15 0.10 0.05 0.00 -0.05 -0.10 -40C 25C -0.15 85C 125C -0.20 192 224 256 0 32 FIGURE 2-12: 250) and Temperature (MCP4706 2.7V kΩ 100 pF 1024 2048 3072 4096 Volatile DAC Register Code DNL vs. Code (code 100 :V 00. REF1 REF0 256 384 512 640 768 ...

Page 17

... Zero-Scale Error (ZSE) vs. V and Temperature (MCP4716 00. REF1 REF0 0.20 2.7V 5.0V 5.5V 0.15 0.10 0.05 0.00 -40 - Temperature (°C) FIGURE 2-15: Zero-Scale Error (ZSE) vs. V and Temperature (MCP4706 00. REF1 REF0 © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 5V 0V Internal, Gain x1 -18.0 -20.0 -22.0 -24.0 -26.0 -28.0 2.7V -30.0 5.0V 5.5V -32.0 80 ...

Page 18

... Temperature (MCP4716 2.7V REF DD 1.0 -40C 25C 85C 125C 0.5 0.0 -0.5 -1.0 192 224 256 0 32 FIGURE 2-24: 250) and Temperature (MCP4706 2.7V REF kΩ 100 pF 1024 2048 3072 4096 Volatile DAC Register Code INL vs. Code (code 100 10 REF1 REF0 . ...

Page 19

... Volatile DAC Register Code FIGURE 2-27: DNL vs. Code (code 6 to 250) and Temperature (MCP4706 5V 10 REF1 REF0 REF DD © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 5V 0V Internal, Gain x1 ...

Page 20

... FIGURE 2-35: Temperature (MCP4716 2.7V REF DD 0.0 -0.5 -1.0 -1.5 2.7V 5.0V 5.5V -2.0 80 100 120 -40 -20 FIGURE 2-36: Temperature (MCP4706 2.7V REF kΩ 100 pF 100 120 Temperature (°C) Full-Scale Error (FSE REF1 REF0 . 100 120 Temperature (° ...

Page 21

... DD 1.0 -40C 25C 85C 125C 0.5 0.0 -0.5 -1 128 160 Volatile DAC Register Code FIGURE 2-39: INL vs. Code (code 6 to 250) and Temperature (MCP4706 5V 11 REF1 REF0 REF DD © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 5V 0V Internal, Gain x1 ...

Page 22

... REF DD 0.20 0.15 0.10 0.05 0.00 -0.05 -0.10 -40C 25C -0.15 85C 125C -0.20 192 224 256 0 32 FIGURE 2-48: 250) and Temperature (MCP4706 2.7V REF kΩ 100 pF 1024 2048 3072 4096 Volatile DAC Register Code DNL vs. Code (code 100 : REF1 REF0 . 256 384 ...

Page 23

... Temperature (MCP4716 5V 11 REF1 REF0 REF DD 0.20 2.7V 5.0V 5.5V 0.15 0.10 0.05 0.00 -40 - Temperature (°C) FIGURE 2-51: Zero-Scale Error (ZSE) vs. Temperature (MCP4706 5V 11 REF1 REF0 REF DD © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 5V 0V Internal, Gain x1 -18.0 -20.0 -22.0 -24.0 -26.0 -28.0 2.7V -30.0 5.0V 5 ...

Page 24

... Volatile DAC Register Code DNL vs. Code (code 25 to (2.7V, 5V, 5.5V) (MCP4716 10 /2, REF 128 160 192 224 256 Volatile DAC Register Code DNL vs. Code (code 6 to (2.7V, 5V, 5.5V) (MCP4706 /2, REF DD © 2011-2012 Microchip Technology Inc. ...

Page 25

... REF Temp 25°C. 1.0 2.7V 5.0V 5.5V 0.5 0.0 -0.5 -1 128 160 Volatile DAC Register Code FIGURE 2-63: INL vs. Code (code 6 to 250) and V (2.7V, 5V, 5.5V) (MCP4706 11 REF1 REF0 REF Temp 25°C. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 5V 0V Internal, Gain x1 0.5 0.4 ...

Page 26

... Volatile DAC Register Code DNL vs. Code (code 25 to (MCP4716). REF : REF1 REF0 128 160 192 224 256 Volatile DAC Register Code DNL vs. Code (code 6 to (MCP4706 10 REF1 REF0 © 2011-2012 Microchip Technology Inc. ...

Page 27

... Volatile DAC Register Code DNL vs. Code (code 25 to (MCP4716). REF : REF1 REF0 128 160 192 224 256 Volatile DAC Register Code DNL vs. Code (code 6 to (MCP4706 11 REF1 REF0 DS22272C-page 27 ...

Page 28

... FIGURE 2-83: Temperature (MCP4716 REF1 REF0 Code 1000. -0.4 2.7V 5.0V 5.5V -0.6 -0.8 -1.0 -1.2 -1.4 -40 -20 80 100 120 FIGURE 2-84: Temperature (MCP4706 REF1 REF0 Code 250 kΩ 100 pF 100 120 Temperature (°C) Output Error vs. 2.7V and 5V 10 REF DD 0 ...

Page 29

... V REF1 REF0 REF Code 1000. -0.4 2.7V 5.0V 5.5V -0.6 -0.8 -1.0 -1.2 -1.4 -40 - Temperature (°C) FIGURE 2-87: Output Error vs. Temperature (MCP4706 2.7V and 5V 11 REF1 REF0 REF Code 250. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 5V 0V Internal, Gain x1 100 120 , ...

Page 30

... MCP4706/4716/4726 Note: Unless otherwise indicated 25° 250 2.7V 3.3V 225 4.5V 5.0V 5.5V 200 175 150 125 100 -40 - Temperature (°C) FIGURE 2-88: I vs. Temperature 2.7V and 5V 00. DD REF1 REF0 250 2.7V 3.3V 225 4.5V 5.0V 5.5V 200 175 150 125 100 -40 - Temperature (°C) ...

Page 31

... Inputs vs. Temperature and 2.7V 5.0V 5. -40 - Temperature (°C) FIGURE 2-93: V Threshold of SDA/SCL IL Inputs vs. Temperature and © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 5V 0V Internal, Gain x1 100 120 FIGURE 2-94 5.0V ...

Page 32

... MCP4706/4716/4726 Note: Unless otherwise indicated 25° FIGURE 2-96: Full-Scale Settling Time (000h to FFFh) (MCP4726). FIGURE 2-97: Full-Scale Settling Time (FFFh to 000h) (MCP4726). DS22272C-page Internal, Gain x1 REF FIGURE 2-98: Half-Scale Settling Time (400h to C00h) (MCP4726). FIGURE 2-99: Half-Scale Settling Time (C00h to 400h) (MCP4726) ...

Page 33

... The DFN package has a contact on the bottom of the package. This contact is conductively connected to the die substrate, and therefore should be unconnected or connected to the same ground as the devices V pin. SS © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 ) OUT (EP). The 3-1. Buffer Standard Function ...

Page 34

... MCP4706/4716/4726 3.1 Analog Output Voltage Pin ( the DAC analog output pin. The DAC output OUT has an output amplifier. V can swing from OUT approximately 0V to approximately V DD range of the DAC output is from the gain selection option (1x or 2x). In Normal mode, the DC impedance of the output pin is about 1Ω ...

Page 35

... GENERAL DESCRIPTION The MCP4706, MCP4716, and MCP4726 devices are single channel voltage output 8-bit, 10-bit, and 12-bit DAC devices with nonvolatile memory (EEPROM) and serial interface. This family will be referred to as MCP47X6. The devices use a resistor ladder architecture. The resistor ladder DAC is driven from a software selectable voltage reference source ...

Page 36

... Resistors in Resistor Ladder Where: # Resistors in Resistor Ladder 256 (MCP4706) FIGURE 4- proportional the ladder (256, 1024 voltage This means that S voltage has a typical impedance pin is used as the V voltage REF ...

Page 37

... RL REF > V /2, the V voltage will be REF DD OUT . then the DD REF DD voltage will not change for volatile CALCULATING OUTPUT VOLTAGE (V ) OUT V DAC Register Value RL Gain 1024 (MCP4716) 256 (MCP4706) voltage will start OUT where the DAC register value is DS22272C-page 37 ...

Page 38

... MCP4706/4716/4726 4.4.3 OUTPUT SLEW RATE Figure 4-5 shows an example of the slew rate of the V pin. The slew rate can be affected by the OUT characteristics of the circuit connected to the V V OUT(B) V OUT(A) Wiper A Wiper B Time OUT(B) OUT(A) Slew Rate Δ T FIGURE 4-5: V pin Slew Rate. OUT 4 ...

Page 39

... Gain selection of 2x requires voltage reference source to come from V pin voltage V requires V REF 3: Requires REF1 REF0 4: These theoretical calculations do not take into account the Offset and Gain errors. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 ) (V OUT DD LSb Gain Selection Equation uV (2) 5.0V/4096 1,220.7 ...

Page 40

... MCP4706/4716/4726 4.5 Power-Down Operation To allow the application to conserve power when the DAC operation is not required, three Power-Down modes are available. The Power-Down Configuration bits (PD1:PD0) control the power-down operation (Figure 4-7). All Power-Down modes do the following: Turn off most of its internal circuits (op amp, resis- tor ladder, ...) • ...

Page 41

... G REF1 REF0 V V PD1 PD0 G REF1 REF0 Note 1: The D value depends on the device. For the MCP4706: D MAX and the MCP4726 MAX 2: Status bits are read-only. DAC Memory and POR Interaction. FIGURE 4-8: © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 4.7 DAC Registers, Configuration ...

Page 42

... (1) (1) (1) (1) ( < V < DD(MIN) POR RL < > POR DD POR > < BOR DD BOR R/W R/W R/W R/W Comment MCP4706 MCP4716 MCP4726 (1) (1) (1) ( © 2011-2012 Microchip Technology Inc. ...

Page 43

... I C Commands. 2 Refer to the NXP I C document for more details on the specifications. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 5.2 Signal Descriptions 2 The I C interface uses up to two pins (signals). These are: SDA (Serial Data) SCL (Serial Clock) 5.2.1 ...

Page 44

... MCP4706/4716/4726 2 5 Operation 2 The MCP47X6’ module is compatible with the 2 NXP I C specification. The following lists some of the modules features: 7-bit slave addressing Supports three clock rate modes: - Standard mode, clock rates up to 100 kHz - Fast mode, clock rates up to 400 kHz - High-speed mode (HS mode), clock rates ...

Page 45

... Data allowed Start Condition to change 2 FIGURE 5- Data States and Bit Sequence. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 5.3.1.5 The Stop bit (see 2 to continue I C Data Transfer Sequence. The Stop bit is defined as the SDA signal rising when the SCL signal is High. ...

Page 46

... MCP4706/4716/4726 5.3.4 SLOPE CONTROL The MCP47X6 implements slope control on the SDA output. As the device transitions from HS mode to FS mode, the slope control parameter will change from the HS specification to the FS specification. For Fast (FS) and High-Speed (HS) modes, the device has a spike suppression and a Schmidt Trigger at SDA and SCL inputs ...

Page 47

... R/W Read/Write bit P Stop bit (Stop condition terminates HS mode) FIGURE 5-10: HS Mode Sequence. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 After switching to the High-Speed mode, the next transferred byte is the I the device to communicate with, and any number of data bytes plus acknowledgements. The master device ...

Page 48

... MCP4706/4716/4726 5.3.7 GENERAL CALL The General Call is a method that the master device can communicate with all other slave devices multi-master application, the other master devices are operating in Slave mode. The General Call address has two documented formats. These are shown in Figure 5-11 ...

Page 49

... General Call Wake-up Note 1: These bits are the MSb of the 2nd byte in the Dont Care bit. This command format does not use C0 bit. 3: Device operation is not specified. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 2 TABLE 6- CLOCKS 2 C Command Operation ...

Page 50

... ACK bit generated by MCP47X6. Legend dont care D11:D00 12-bit data for MCP4726 device D09:D00 10-bit data for MCP4716 device D07:D00 8-bit data for MCP4706 device FIGURE 6-1: Write Volatile DAC Register Command. DS22272C-page 50 After this ACK bit, the I Stop bit or the I (2 command bits 2 power-down bits 4 data bits (b11:b08)) and the 3rd byte (8 data bits (b07:b00)) ...

Page 51

... ACK bit generated by MCP47X6. Legend dont care D11:D00 12-bit data for MCP4726 device D09:D00 10-bit data for MCP4716 device D07:D00 8-bit data for MCP4706 device FIGURE 6-2: Write Volatile Memory Command. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 After this ACK bit, the I ...

Page 52

... ACK bit generated by MCP47X6. Legend dont care D11:D00 12-bit data for MCP4726 device D09:D00 10-bit data for MCP4716 device D07:D00 8-bit data for MCP4706 device FIGURE 6-3: Write All Memory Command. DS22272C-page 52 Note: RDY/BSY bit toggles to low and back to high ...

Page 53

... The device updates V 2: The 2nd byte can be repeated after the 2nd by continued clocking before issuing Stop bit. 3: ACK bit generated by MCP47X6. Write Volatile Configuration Bits Command. FIGURE 6-4: © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 Read/Write bit (Write) (3) ACK bit R/W A VREF1 VREF0 ...

Page 54

... MCP4706/4716/4726 6.5 READ COMMAND This command reads all the device memory. This includes the volatile and nonvolatile (EEPROM) DAC register values and Configuration bits, and the volatile status bits. 2 This command is executed when the I Read/Write bit is a 1 (read). Start bit ...

Page 55

... ACK bit generated by I C master ACK/NACK bit generated by I C master. Legend: D07:D00 8-bit data for MCP4706 device FIGURE 6-6: Read Command Format for 8-bit DAC (MCP4706). © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 Read/Write bit (Read) (2) ACK bit ACK bit ...

Page 56

... MCP4706/4716/4726 2 6 General Call Commands The device acknowledges the General Call Address command ( in the first byte). The meaning of the 0x00 general call address is always specified in the second 2 byte. The I C specification does not allow 00000000 (00h) in the second byte. Please refer to the Phillips I document for more details on the General Call specifications ...

Page 57

... The 2nd byte can be repeated after the 2nd by continued clocking before issuing Stop bit. 3: ACK bit generated by MCP47X6. FIGURE 6-8: General Call Wake-Up Command. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 Note: This command does not adhere to the I specification where if the LSb of the 2nd byte is a 1’ Hardware General Call (see the NXP I ...

Page 58

... MCP4706/4716/4726 NOTES: DS22272C-page 58 © 2011-2012 Microchip Technology Inc. ...

Page 59

... OUT(FS) OUT(ZS LSb 4096 (MCP4726) 1024 (MCP4716) 256 (MCP4706) 7.3 Monotonicity Normally this is thought of as the V OUT decreasing, as the DAC register code is continuously incremented by 1 code step (LSb). 7.4 Full-Scale Error (FSE) The Full-Scale error (see Figure 7-4) is the sum of Offset error plus Gain error the difference between the ideal and measured DAC output voltage with all bits set to one (DAC input code FFFh for 12-bit DAC) ...

Page 60

... MCP4706/4716/4726 7.7 Integral Nonlinearity (INL) The Integral Nonlinearity (INL) error is the maximum deviation of an actual transfer function from an ideal transfer function (straight line). In the MCP47X6, INL is calculated using two end points (zero and full scale). INL can be expressed as a per- centage of full scale range (FSR fraction of an LSb ...

Page 61

... The Gain error is usually expressed as percent of full-scale range (% of FSR LSb. In the MCP4706/4716/4726, the Gain error is not calibrated at the factory and most of the Gain error is contributed by the output buffer (op amp) saturation near the code range beyond 4000d ...

Page 62

... MCP4706/4716/4726 NOTES: DS22272C-page 62 © 2011-2012 Microchip Technology Inc. ...

Page 63

... Standard and Fast modes, and less than 1 kΩ for High-Speed mode. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 8.1.1 DEVICE CONNECTION TEST The user can test the presence of the device on the I bus line using a simple I ...

Page 64

... MCP4706/4716/4726 8.2 Power Supply Considerations The power source should be as clean as possible. The power supply to the device is also used for the DAC voltage reference internally if the internal V selected as the resistor ladders reference voltage (VREF1:VREF0 00 or 01). Any noise induced on the V line can affect the DAC DD performance ...

Page 65

... Designing a Double-Precision DAC Building Programmable Current Source Serial Interface Communication Times Software I2C Interface Reset Sequence Power Supply Considerations Layout Considerations © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 8.3.1 DC SET POINT OR CALIBRATION A common application digitally-controlled set point and/or calibration of variable parameters, such as sensor offset or slope ...

Page 66

... MCP4706/4716/4726 8.3.1.2 Building a Window DAC When calibrating a set point or threshold of a sensor, typically only a small portion of the DAC output range is utilized. If the LSb size is adequate enough to meet the applications accuracy needs, the unused range is sacrificed without consequences. If greater accuracy is needed, then the output range will need to be reduced to increase the resolution around the desired threshold ...

Page 67

... R 2.05V 0.5 4.096V 4 ----------------------- - ------------------------------------------------------- ⋅ 1.5 4.096V kΩ, then kΩ © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 Optional V V REF DD MCP4726 2 I C 2-wire FIGURE 8-6: Selectable Gain and Offset. EQUATION 8- OUT value REF ...

Page 68

... MCP4706/4716/4726 8.6 Designing a Double-Precision DAC Figure 8-7 shows an example design of a single-supply voltage output capable 24-bit resolution. This requires two 12-bit DACs. This design is simply a voltage divider with a buffered output example similar application to the one developed in Section 8.5.1 Bipolar DAC Example Using MCP4726” ...

Page 69

... Write NV Yes Configura- tion Bits N/A Read N/A N/A Note 1: Only the volatile PD1:PD0 bits of the Configuration bits are written. 2: Includes the Start or Stop bits. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 # of Writes EEPROM Serial Memory? Command Time (uS) Inter- face Bits 100 (2) Config. DAC kHz ...

Page 70

... MCP4706/4716/4726 2 8.9 Software I C Interface Reset Sequence Note: This technique is documented in AN1028. At times, it may become necessary to perform a Software Reset Sequence to ensure the MCP47X6 2 device correct and known I C interface state. 2 This technique only resets the I C state machine. This is useful if the MCP47X6 device powers incorrect state (due to excessive bus noise, etc the master device is reset during communication ...

Page 71

... Design Considerations In the design of a system with the MCP4706/4716/4726 devices, the following considerations should be taken into account: Power Supply Considerations Layout Considerations 8.10.1 POWER SUPPLY CONSIDERATIONS The typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity ...

Page 72

... MCP4706/4716/4726 NOTES: DS22272C-page 72 © 2011-2012 Microchip Technology Inc. ...

Page 73

... MCP47X6 PICtail Plus Daughter Board Plus ® Explorer 16 Plus FIGURE 9-2: Daughter Board with PICkit Serial Analyzer. Part # SC70EV ADM00317 Explorer 16 Development Board MCP47X6 PICtail Plus ® Explorer 16 MCP47X6 PICtail Plus Supported Devices MCP4706, MCP4716, MCP4726 MCP47X6 DS22272C-page 73 ...

Page 74

... MCP4706/4716/4726 9.2 Technical Documentation Several additional technical documents are available to assist you in your design and development. These technical documents include Application Technical Briefs, and Design Guides. Table 9-2 some of these documents. TABLE 9-2: TECHNICAL DOCUMENTATION Application Title Note Number AN1326 Using the MCP4728 12-Bit DAC for LDMOS Amplifier Bias Control Applications — ...

Page 75

... PACKAGING INFORMATION 10.1 Package Marking Information 6-Lead SOT-23 XXNN PIN 1 Address Option MCP4706A0T-E/CH MCP4716A0T-E/CH MCP4726A0T-E/CH A0 (00) A1 (01) A2 (10) A3 (11) 6-Lead DFN (2x2x0.9 mm) Address Option MCP4706A0T-E/MAY A0 (00) AAA A1 (01) AAB A2 (10) AAC A3 (11) AAD Legend: XX...X Customer-specific information Y Year code (last digit of calendar year) ...

Page 76

... MCP4706/4716/4726 /HDG 3ODVWLF 6PDOO 2XWOLQH 7UDQVLVWRU & >627@ 1RWH N PIN LASER MARK 1RWHV DS22272C-page φ © 2011-2012 Microchip Technology Inc. ...

Page 77

... Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 DS22272C-page 77 ...

Page 78

... MCP4706/4716/4726 DS22272C-page 78 © 2011-2012 Microchip Technology Inc. ...

Page 79

... Microchip Technology Inc. MCP4706/4716/4726 DS22272C-page 79 ...

Page 80

... MCP4706/4716/4726 Note: DS22272C-page 80 © 2011-2012 Microchip Technology Inc. ...

Page 81

... Revision B (September 2011) The following is the list of modifications: 1. Updated references to graphics and equations in the text. 2. Updated notes in FIGURE Command Format for 8-bit DAC (MCP4706). Revision A (February 2011) Original Release of this Document. © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 Section 4.4.3 4.4.3 (now and 6-6: “ ...

Page 82

... MCP4706/4716/4726 NOTES: DS22272C-page 82 © 2011-2012 Microchip Technology Inc. ...

Page 83

... Plastic Dual Flat, No Lead Package (2x2 DFN), 6-lead © 2011-2012 Microchip Technology Inc. MCP4706/4716/4726 Examples: X /XX a) MCP4706A0T-E/CH: 8-bit V Temperature Package Range b) MCP4706A6T-E/CH: 8-bit V c) MCP4706A0T-E/MAY: 8-bit V d) MCP4706A6T-E/MAY: 8-bit Address Address MCP4716A0T-E/CH: 10-bit V C Address Address Address ...

Page 84

... MCP4706/4716/4726 NOTES: DS22272C-page 84 © 2011-2012 Microchip Technology Inc. ...

Page 85

... Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. © 2012, Microchip Technology Incorporated, Printed in the U ...

Page 86

... Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2011-2012 Microchip Technology Inc. 11/29/11 ...

Comments to this Datasheet