Datasheets»Maxim Integrated»DS34T102 Datasheet

DS34T102 Datasheet - Page 76

Download or read online Maxim Integrated DS34T102 Dual TDM-Over-Packet Chip pdf datasheet.



Page
76 of 366
prevnext
____________________________________________________ DS34T101, DS34T102, DS34T104, DS34T108
Figure 10-40. CESoPSN Structured-Without-CAS Mapping
The packetization delay of a CESoPSN structured-without-CAS bundle is: T = N x 125 s (i.e. N x the frame rate)
The minimum packetization time of an Ethernet packet for a structured (with or without CAS) bundle is 125 s.
10.6.8.3 Structured with CAS (without Fragmentation)
In a structured-with-CAS bundle, the packet payload is comprised of the assigned timeslots from all the TDM
frames in a multiframe (e.g. 16 frames for E1) followed by the CAS signaling substructure, which contains the CAS
info for the assigned timeslots.
Figure 10-41. CESoPSN Structured-With-CAS Mapping (No Frag, E1 Example)
The minimum packetization time of an Ethernet packet for a structured (with or without CAS) bundle is 125 s.
The minimum TDM payload of an Ethernet packet for a structured (with or without CAS) bundle is 8 bytes.
76 of 366

Comments to this Datasheet