Datasheets»PLX Technology (acquired by IDT (Integrated Device Technology))»PEX 8747-CA80BC G Datasheet

PEX 8747-CA80BC G Datasheet

Download or read online PLX Technology PEX 8747-CA80BC G PCI Interface IC GEN 3 PCIe Switch 48 Lane, 5 Port pdf datasheet.



Page
1 of 4
next
Highlights
PEX 8747 General Features
o 48-lane, 5-port PCIe Gen 3 switch
- Integrate 8.0 GT/s SerDes
d
2
27 x 27mm
, 676-pin FCBGA package
o
o Typical Power: 8.0 Watts
PEX 8747 Key Featu
res
St ndards Compliant
a
o
- PCI Express Base Specification, r3.0
(compatible w/ PCIe r1.0a/1.1 & 2.0
)
- PCI Power Management Sp
ec, r1.2
- Microsoft Vista Compliant
- Supports Access Control Serv
ices
- Dynamic link-width control
- Dynamic SerDes s
peed control
o
Hi
gh
Performance
performancePAK
Read Paci
ng (bandwidth throttling)
Multicast
Dynamic Buffer/FC Credi
t Pool
- Non-blocking switch fabr
ic
- Full line rate on all ports
- Packet Cut-Thru with 100ns max packet
latency (x16 to x16)
- 2KB Max Payload Size
o Flexible Configuration
- Ports configurable as x8 or x16
- Registers configurable with strapping
2
pins, EEPROM, I C, or hos
t software
- Lane and polarity reversal
- Compatible with PCIe 1.
0a PM
o Quality of Service (QoS)
- Eight traffic classes per port
- Weighted round-robin source
port arbitration
Reliability, Av
ailability, Serviceability
o
♦ visionPAK
Per Port Performance Monitoring
Per port payload &
header counters
SerDes Eye Capture
PCIe Packet Generator
Error Injection and Loopback
2
- All ports hot plug capable thru I
C
(Hot Plug Controller on every
port)
- ECRC and Poison
bit support
- Data Path parity
- Memory (RAM) Error Correction
- INTA# and FATAL_ERR# s
ignals
- Advanced Error Reporting
-
Port Status bits and GPIO av
ailable
• Per port error diagnostics
- JTAG AC/DC boundary scan
© PLX Technology, www.plxtech.com
PEX 8747, PCI Express Gen 3 Switch, 48 Lanes, 5 Ports
The ExpressLane™ PEX 8747 device offers Multi-Host PCI Express
switching capability enabling users to connect a host to its respective
endpoints via scalable, high bandwidth, non-blocking interconnection
to a variety of graphics applications. The PEX 8747 is optimized to
support high-resolution graphics while supporting peer-to-peer traffic
and multicast for maximum performance.
High Performance & Low Packet Latency
The PEX 8747 architecture supports packet cut-thru with a maximum
latency of 100ns (x16 to x16). This, combined with large packet memory,
flexible common buffer/FC credit pool and non-blocking internal switch
architecture, provides full line rate on all ports for performance-hungry
applications such as servers and switch fabrics. The low latency enables
applications to achieve high throughput and performance. In addition to low
latency, the device supports a packet payload size of up to 2048 bytes,
enabling the user to achieve even higher throughput.
Data Integrity
The PEX 8747 provides end-to-end CRC (ECRC) protection and Poison bit
support to enable designs that require end-to-end data integrity. PLX also
supports data path parity and memory (RAM) error correction circuitry
throughout the internal data paths as packets pass through the switch.
Flexible Configuration
The PEX 8747’s 5 ports can be
configured to lane widths of x8 or
x16. Flexible buffer allocation,
along with the device's flexible
packet flow control, maximizes
throughput for applications where
more
traffic
flows
in
the
downstream,
rather
than
upstream, direction. Any port can
be designated as the upstream
port, which can be changed
dynamically. Figure 1 shows
some of the PEX 8747’s common
port configurations.
SerDes Power and Signal Management
The PEX 8747 provides low power capability that is fully compliant with the
PCIe power management specification and supports software control of the
SerDes outputs to allow optimization of power and signal strength in a
system. Furthermore, the SerDes block supports loop-back modes and
advanced reporting of error conditions, which enables efficient
management of the entire system.
Page 1 of 4
x16
x16
PEX 8747
PEX 8747
x16 x8 x8
x16
x16
x16
PEX 8747
x8 x8 x8 x8
Figure 1. Common Port Configurations
10/20/2010, Version 1.0
Specifications of PLX Technology PEX 8747-CA80BC G
Product Category:
PCI Interface IC
RoHS:
yes
Type:
Switch - PCIe
Number of Lanes:
48 Lane
Number of Ports:
5 Port
Maximum Operating Temperature:
+ 70 C
Mounting Style:
SMD/SMT
Package / Case:
FCBGA-676
Brand:
PLX Technology
Minimum Operating Temperature:
0 C
Factory Pack Quantity:
40
Tradename:
ExpressLane
Version:
Gen3

Summary of Contents

Page 1

... PEX 8747s common port configurations. SerDes Power and Signal Management The PEX 8747 provides low power capability that is fully compliant with the PCIe power management specification and supports software control of the SerDes outputs to allow optimization of power and signal strength in a system ...

Page 2

... Interoperability The PEX 8747 is designed to be fully compliant with the PCI Express Base Specification r2.0, and is backwards compatible to PCI Express Base Specification r1.1 and r1.0a. Additionally, it supports auto-negotiation, lane reversal, and polarity reversal. Furthermore, the PEX 8747 is tested for Microsoft Vista compliance. All PLX switches undergo thorough interoperability testing in PLX’ ...

Page 3

... PLX Technology, www.plxtech.com PEX 8747, PCI Express Gen 3 Switch, 48 Lanes, 5 Ports Dual-GPU w/ Peer-to-Peer Communication High resolution 3D graphics applications can take full advantage of the PEX 8747. Applications such as high- ...

Page 4

... PLX Technology, www.plxtech.com PEX 8747, PCI Express Gen 3 Switch, 48 Lanes, 5 Ports ExpressLane PEX 8747 RDK The PEX 8747 RDK (see Figure hardware module containing the PEX 8747 which plugs right into your system. The PEX 8747 RDK can be used to test and validate customer software, or used as an evaluation vehicle for PEX 8747 features and benefits ...

Latest comments:

  • this is a catalog pex8747. Not a details of this.

Comments to this Datasheet