Datasheets»Fidelix»FMS1616LAX-XXEX Datasheet

FMS1616LAX-XXEX Datasheet - Page 25

Download or read online Fidelix FMS1616LAX-XXEX 16m 1mx16 Low Power Sdram pdf datasheet.



Page
25 of 46
prevnext
A fixed-length READ burst or a full-page burst may be fol-
lowed by, or truncated with, a PRECHARGE command to the
same bank . The PRECHARGE command should be issued
x cycles before the clock edge at which the last desired data
element is valid, where x equals the CAS latency minus one.
This is shown in Figure 9. for each possible CAS latency; data
element n + 3 is either the last of a burst of four or the last
desired of a longer burst. Following the PRECHARGE comman-
T0
T1
CLK
Read
NOP
Command
Bank a
Address
Col n
Dout
DQ
n
CAS Latency=1
T0
T1
CLK
Command
Read
NOP
Bank a
Address
Col n
DQ
CAS Latency=2
Rev0.3, May., 2010
d, a subsequent command to the same bank cannot be issued
until t
is met. Note that part of the row precharge time is
RP
hidden during the access of the last data element(s). The
BURST TERMINATE command should be issued x cycles
before the clock edge at which the last desired data element is
valid, where x equals the CAS latency minus one. This is
shown in Figure 10. for each possible CAS latency; data
element n + 3 is the last desired data element of a longer burst.
T2
T3
T4
NOP
NOP
Precharge
X=0cycles
Bank
(a or all)
Dout
Dout
Dout
n+1
n+2
n+3
T2
T3
T4
NOP
NOP
Precharge
X=1cycles
Bank
(a or all)
Dout
Dout
Dout
n
n+1
n+2
Figure 9. Read to Precharge
FMS1616LAx-xxEx
T5
T6
T7
t
RP
NOP
NOP
Active
Bank a
Row
T5
T6
T7
t
RP
NOP
NOP
Active
Bank a
Row
Dout
n+3

Comments to this Datasheet