Datasheets»Fidelix»FMS1616LAX-XXEX Datasheet

FMS1616LAX-XXEX Datasheet - Page 23

Download or read online Fidelix FMS1616LAX-XXEX 16m 1mx16 Low Power Sdram pdf datasheet.



Page
23 of 46
prevnext
was active on the clock just prior to the WRITE command that
truncated the READ command. The DQM signal must be as-
serted prior to the WRITE command (DQM latency is zero
clocks for input buffers) to ensure that the written data is not
masked. Figure 6. shows the case where the clock frequency
T0
CLK
DQM
Command
Read
Bank
Address
Col n
DQ
CAS Latency=3
Rev0.3, May., 2010
allows for bus contention to be avoided without adding a NOP
cycle, and Figure 7. shows the case where the additional NOP
is needed.
T2
T3
T1
t
CK
NOP
NOP
NOP
t
HZ
Dout
n
Figure 6. Read to Write
FMS1616LAx-xxEx
T4
Write
Bank
Col b
Din
b
t
DS

Comments to this Datasheet